Abstract: A compact, very low voltage, temperature-independent reference circuit, which is based on the thermal properties of bipolar junction transistors in the saturation region is presented. The new circuit operates from a minimum power supply of less than 1V and provides a reference voltage with a nominal thermal drift of 30 ppm/8C in the temperature range between 240 and 1108C. The proposed circuit has been integrated on silicon by a 0.35 mm CMOS technology and a reference voltage with a measured untrimmed thermal drift of 100 ppm/8C has been reported. The new voltage reference occupies a silicon area of only 3,500 mm 2 , shows a power consumption of ,30 mW and its DC power supply rejection is better than 65 dB.
Introduction
The decrease of power supply voltages, imposed by geometrical scaling in ultra-deep submicron (UDSM) CMOS technology, has brought about new challenges in analogue integrated circuit (IC) design. In present-day ICs, in particular, analogue functions must be implemented by cells that operate from a power supply voltage of 1 V or less and most standard analogue circuit topologies do not fulfill this requirement. As a consequence, the development of very low voltage analogue cells has become one of the main issues in present-day and future analogue micro-and nanoelectronics.
Traditional bandgap circuits [1 -3] are not suitable to provide accurate voltage and current references in a very low voltage (,1 V) environment. Therefore, new low voltage and very low voltage temperature-compensated reference circuits have been proposed in the literature over recent years [4 -15] . The accuracy over temperature of low-voltage reference circuits is sometimes worse than traditional bandgap topologies and most of them are particularly complex and area consuming.
A novel very low voltage (,1V), very compact reference circuit, which exploits the thermal properties of bipolar junction transistors (BJTs) in the saturation region is now presented. The new circuit, which provides a temperature independent voltage reference with a nominal thermal drift of 30 ppm/8C, has been integrated on silicon, and a reference voltage with a measured untrimmed thermal drift of 100 ppm/8C has been reported.
Thermal compensation technique
The proposed very low voltage, temperature-independent reference circuit employs a novel thermal compensation technique based on the properties of BJTs in the saturation region. In this section, the proposed technique is illustrated on the basis of the schematic in Fig. 1a . More precisely, it is shown that the different thermal properties of the base-to-emitter voltage (V BE ) and the collector-to-emitter voltage (V CE ) of the bipolar transistor Q1 in Fig. 1a , which is biased in the saturation region by the constantcurrent source I 0 and by resistors R 1 and R 2 , can be exploited to obtain a first-order or a second-order temperature-independent reference voltage V OUT . After a short presentation of the Ebers -Moll model, which is employed to describe the operation of a BJT, the expression of the output voltage V OUT is derived, its thermal drift is evaluated and finally the design equations that should be satisfied to achieve first-order and second-order temperature compensation are presented.
BJT model
In the proposed derivation, the bipolar transistor Q1 is described by the Ebers -Moll model [16, 17] and the BJT collector (I C ), emitter (I E ) and base (I B ) currents are assumed to be expressed as
where a F and a R are the forward and reverse current gains and
where V BE and V BC are, respectively, the base -emitter and base -collector voltages, V T ¼ kT/q is the thermal voltage (k is Boltzmann's constant, T is the absolute temperature and q is the electron charge) and I SE and I SC are the reverse saturation currents of the base-to-emitter and of the base-to-collector junctions, respectively. On the basis of (1) and (2), the equivalent circuit of a BJT transistor in the dashed rectangle of Fig. 1b is considered hereafter. Even though the Ebers -Moll model is rather simple and does not include second-order effects (high injection level effect, Early effect, and so on [16] ), it is sufficiently accurate to describe the operation of integrated BJTs under typical bias conditions and to discuss the thermal compensation mechanism highlighted in this paper. Furthermore, the validity of the novel thermal compensation technique and the accuracy of the proposed analysis are discussed on the basis of computer simulations, which are carried out with reference to semiempirical BJT models, which include all second-order effects, and on the basis of experimental results.
Thermal drift of output voltage
With reference to Fig. 1a , the output voltage V OUT can be expressed as
in which c ¼ R 2 /R 1 . Since Q1 is biased in the saturation region, that is both its base -emitter and base -collector junctions are forward biased, on the basis of the EbersMoll model (Fig. 1b) , V BE and V CE can be expressed as
where
Since the resistance ratio c is not influenced by the thermal drift of resistors, the thermal drift of the reference voltage V OUT can be expressed as dV OUT dT
Therefore the temperature drift of the output voltage is related to the temperature drift of the collector-to-emitter voltage and of the base-to-emitter voltage, which are derived in the following. Assuming that the circuit is designed so that the current I 1 is temperature independent, the expression of the thermal drift of V BE is known in the literature [17] and takes the form
where V BG is the silicon bandgap voltage and a is a parameter which is related to the thermal drift of the mobility of minority carriers. More precisely, if
Àh
where T 0 is a reference temperature, a is expressed as
To evaluate the thermal drift of V CE it can be shown that the forward and the reverse current gains a F and a R which appear in (5) are almost temperature-independent. From solid-state physics [17] , with reference to an npn BJT, a F and a R can be expressed as
where N E , N B , N C are emitter, base and collector doping concentrations, W B , x E , x C are related to the geometry of the device and m p,E , m n,B , m p,C are the mobilities of minority carriers in the emitter (holes), base (electrons) and collector (holes) regions, respectively. Since the only temperaturedependent quantities in (9) and (10) are the mobility ratios m p,C /m n,B and m p,E /m n,B , the residual thermal drifts of a F and a R are only related to the asymmetry in the thermal drifts of minority carrier mobilities. To highlight the entity of this thermal drift, the ratio m p,C /m n,B is plotted against temperature in Fig. 2 on the basis of the expression of the bulk mobility of electrons and holes in silicon which is reported in [18] From Fig. 2 , the residual thermal drift of m p,C /m n,B is ,5% in the temperature range between 240 and 1608C. The drift shown in Fig. 2 is further attenuated in (9) and (10) and it gives a negligible contribution to the thermal drift of V CE . In consideration of these results, the quantities a F and a R are assumed to be temperature-independent hereafter. On the basis of these assumptions the thermal drift of V CE is evaluated as
where k X is the first-order relative temperature coefficient of the quantity X, i.e.
and, according with the adopted notation, k R is the resistance temperature coefficient, that is assumed to be equal for all resistors. From (11), the thermal drift of V CE is expressed as the sum of a positive term V CE /T and of a term which is related to the thermal drift of V BE . The first term is dominant for typical process parameters and as a consequence under realistic bias conditions the overall V CE voltage has a positive temperature coefficient and it is substantially proportional to the absolute temperature (PTAT).
First-order temperature compensation
On the basis of (7), (8) and (11) it can be observed that V OUT is expressed as the weighted sum of a PTAT voltage and of a term that is proportional to the V BE voltage, therefore, as in traditional bandgap voltage references, first-order temperature compensation can be achieved by a proper choice of the weighting factors, which are related to the resistance ratio c. From (7) the reference voltage is first-order temperature independent if the resistance ratio c is
Furthermore, a reference voltage with either a positive or a negative linear thermal drift can be obtained as well by a different choice of c. For a given value of the bias current I 0 and of the factor x, being
the values of V BE , V CE and k V BE , which appear in (12) , are given by (4), (5) and (8), therefore (3) and (12) can be solved to find out the values of c and of the reference voltage V OUT which achieve first-order temperature compensation.
Second-order temperature compensation
On the basis of the results presented so far, a first-order temperature independent reference voltage can be obtained from the circuit in Fig. 1a for an arbitrary choice of the parameter x. Nonetheless, the dependency of the reference voltage on the factor x can be advantageously exploited to achieve second-order temperature compensation. After some algebraic derivations, which are detailed in the Appendix (Section 7.1), it can be observed that the second-order derivative of V OUT is zero if
and k XX is the second-order relative temperature coefficient of the quantity X, that is
All the quantities that appear in (14) can be expressed in terms of the output voltage V OUT , of the bias current I 0 , of the design parameters x, c and in terms of technology parameters. As a consequence, (3), (12) and (14) can be solved for a given value of the bias current I 0 to get the values of x, c and V OUT which make the output voltage V OUT second-order temperature independent. For typical process parameters, and under realistic bias conditions, the output voltage V OUT , obtained employing the proposed temperature compensation technique, is between 30 and 100 mV and it is suitable to be employed as a reference voltage in very low voltage integrated circuits.
3
Reference circuit implementation
The new temperature compensation technique is now employed to design the very low voltage reference circuit whose principle schematic is shown in Fig. 3 . The proposed circuit includes the building block (R 1 ¼ R 1a þ R 1b , R 2 and Q1) in Fig. 1a , that is designed to achieve first-order and second-order thermal compensation in accordance with (3), (12) and (14), as illustrated in the Appendix (Section 7.2) by a numerical design example.
In this section the opamp-based bias circuit, which implements the current source I 0 , is first presented. Then the opamp circuit in Fig. 3 is designed and finally the Fig. 4 is described, its minimum power supply voltage is evaluated and startup issues are discussed.
Bias circuit implementation
The opamp-based circuit in Fig. 3 is designed to implement the bias current source I 0 in Fig. 1 , which provides a power supply and temperature-independent bias current I 1 to the base -emitter diode in Fig. 1b , in accordance with the hypotheses that have been considered in Section 2.
With reference to Fig. 3 , the bias current source I 0 in Fig. 1 is implemented by M1, which mirrors the drain current of M2 that is equal to the current which flows in R 3 . Since the opamp nulls its input differential voltage by negative feedback, the current which flows in R 3 can be expressed as
As a consequence from (13) the current I 1 is given by
and it can be made temperature independent if
If (19) is satisfied the hypothesis about I 1 considered in the previous section is exactly met. Nonetheless, the accuracy over temperature of the reference voltage is not substantially impaired even if this hypothesis is not met exactly.
Furthermore, if a R x ( 1, from (13),
where k is a temperature-independent quantity. As a consequence, if I 1 is designed to be temperature independent, the current I 0 shows a low thermal drift and it can be mirrored as a reference current. For this reason the circuit implementation proposed in Fig. 3 is particularly attractive for the reduction of silicon area occupancy, since it is suitable to obtain both a very accurate temperature independent reference voltage and a reference current with a low thermal drift from the same circuit. In the preceding derivation, the opamp circuit in Fig. 3 has been assumed to be ideal. The effects of opamp offset voltage on the accuracy of the new reference circuit are discussed in the Appendix (Section 7.3).
Complete reference circuit schematic
To complete the design of the new reference circuit the opamp circuit in Fig. 3 is implemented by a standard twostage pMOS-input opamp cell and the complete transistorlevel schematic shown in Fig. 4 is obtained. In this circuit, the Miller capacitor C is employed to achieve closed-loop stability and the reference current I REF is mirrored by transistors M3 and M4 to provide the bias current to the differential pair and to the gain stage of the opamp, respectively.
Since the minimum power supply voltage of the pMOS-input opamp cell is less than 1 V, the implementation in Fig. 3 fully exploits the very low voltage features of the thermal compensation scheme in Fig. 1a and the minimum power supply voltage which is required for the correct operation of the overall reference circuit is only limited by the sum of the voltage V BE of Q1 and of the drain-to-source voltage which is required to operate M1 in the saturation region, V DS,sat . Under typical bias conditions and process parameters V BE þ V DS;sat , 0:9 V in the temperature range between 240 and 1108C, as a consequence the new circuit is suitable to be employed in a very low voltage environment.
Furthermore, the self-biased architecture adopted in Fig. 4 does not require an additional startup circuit for proper operation. This feature can be highlighted with reference to Fig. 4 , in which, from Kirchhoff's voltage law
where V SG3 and V GS9 are the source-to-gate and gate-to-source voltages of transistors M3 and M9 and V C is the voltage across the Miller capacitor C. Since C is much larger than gate-to-source parasitic capacitances C GS3 and C GS9 , at startup, when the initial voltage across C is zero, the power supply voltage V DD is divided between V SG3 and V GS9 and transistors M3 and M9 are turned on, making the bias current flow in each branch of the circuit. As a consequence, the pMOS-input opamp circuit, whose common-mode input range includes the ground voltage, is biased as soon as the power supply is switched on and it provides the negative feedback which is necessary to the circuit for its correct operation.
Voltage reference circuit performance
The new very low voltage reference circuit presented has been designed and integrated on silicon by a 0.35 mm BiCMOS technology process and its performance over temperature verified by computer simulations [19] and by on-chip measurements. The specific integrated reference circuit, which is considered hereafter, occupies a silicon area of only 3500 mm 2 , operates at 1 V with a power consumption of 30 mW and it is designed to provide a reference voltage of 47 mV and a reference current of 6 mA. The new circuit has also been 
Computer simulation results
The performance over temperature of the new reference circuit and its very low voltage operation have been verified by computer simulations performed by ELDO [19], a SPICE-like circuit simulator, on the basis of accurate semiempirical models of active and passive circuit elements. The main results of such simulations are discussed in the following and are summarised in Table 1 .
The simulated reference voltage is plotted against temperature in Fig. 5 . It can be observed that the simulated reference voltage shows a residual drift of about +110 mV (+2300 ppm) in the temperature range between 240 and þ1108C, that is in this interval it shows a mean thermal drift of 30 ppm/8C. Computer simulations have been carried out over different process corners and it has been observed that the nominal value of the reference voltage is rather sensitive to process spreads (about þ10% in the slow corner), while its temperature drift, even though it is worsened, is less affected by technology spreads and it is of 150 ppm/8C in the worst case (fast corner). Moreover, it has been observed that a +5% mismatch in resistors affects the output voltage of +1.5% and affects its thermal drift of about +2.5 mV/8C. Errors due to process corners and device mismatch can be fully compensated by chip trimming.
In Fig. 6 , the simulated reference current I REF is plotted against temperature. Such a current, which is obtained from the same circuit that provides the reference voltage considered in Fig. 5 , shows a residual drift of about +125 nA (+1.8%) in the temperature range between 240 and þ1108C, that is its residual thermal drift is about 100 ppm/8C. As a consequence the results in Fig. 6 confirm that the new topology is suitable to obtain both a very accurate temperature independent reference voltage and a reference current with a low thermal drift from the same circuit.
Finally, the simulated reference voltage for different values of the power supply voltage is plotted in Fig. 7 . In this plot, the very low voltage features of the new circuit are highlighted and it can be observed that the circuit operates correctly with a power supply voltage as low as 850 mV.
Experimental results
The reference circuit described has been laid out and integrated on silicon by a 0.35 mm CMOS technology and its performance in terms of thermal drift, power supply rejection and startup behaviour have been tested by on-chip measurements. Experimental results are discussed in the following and are summarised in Table 1 In Fig. 8 , the measured reference voltage of an untrimmed sample of the new circuit is plotted over temperature (continuous line). It can be observed that the circuit shows a nominal reference voltage of 39.1 mV, with an untrimmed thermal drift of +310 mV in the temperature range between 220 and þ1208C, that is it shows a mean thermal drift of 100 ppm/8C. The measured thermal drift shows a systematic linear component which can be fully compensated after fabrication by trimming. If the systematic linear drift component is subtracted to the measured reference voltage, the thermal drift which is shown in Fig. 8 (dashed line) is obtained. It can be observed that the residual thermal drift of the measured circuit, if its linear component is removed, is 25 ppm/8C, in accordance with the results of computer simulations. In Fig. 9 the measured power supply rejection of the reference circuit is plotted. It can be observed that the power supply rejection is 65 dB at very low frequency and it is .35 dB in the frequency range from 5 kHz to 1 MHz. Finally, in Fig. 10 , the transient waveform of the reference voltage at startup is plotted. It can be observed that when the power supply voltage is turned on the reference voltage settles to its nominal value with a 10-90% delay of 5.5 ms. As a consequence, the new reference circuit, which does not include any specific startup circuit, correctly operates at system power on, as discussed in Section 3.
Finally, in Table 2 , the main measured and simulated performance parameters of the new reference circuit are summarised and compared with other voltage reference topologies in the literature [5 -10] . 
Conclusions
An accurate, compact, reference circuit, which is suitable for very low voltage, low power operation has been presented. The new reference circuit, based on the thermal properties of bipolar transistors in the saturation region, operates from a power supply of ,1 V, occupies a silicon area of ,3500 mm 2 and provides a reference voltage with a nominal thermal drift of 30 ppm/8C in the temperature range 240 to þ1108C. The new circuit has been integrated on silicon and an untrimmed thermal drift of 100 ppm/8C and a DC power supply rejection .65 dB have been measured. The accuracy over temperature of the measured sample could be further improved by trimming.
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The second-order derivative of V CE , instead, can be expressed in terms of the factor x and its temperature coefficients k x and k xx as
With the notation introduced in (15) and (16), (14) is obtained from (22), replacing the values of the second-order thermal drifts of V BE and V CE in (23) and (24).
The temperature coefficient of x, on the basis of (6), can be expressed as
Design example
A numerical design example is proposed which illustrates how the design parameters of the basic building block in Fig. 1a (R 1 and R 2 ) can be obtained in practice on the basis of the implicit design equations in Section 2.
For a given bias current I 0 , design parameters can be evaluated iteratively from (3), (12) and (14), starting from an initial guess, which can be obtained considering x ¼ 0, that is assuming that Q1 is biased in deep saturation. Under this assumption,
For example, if a bias current I 0 ¼ 6.6 mA is chosen and a BJT with a forward current gain a F ¼ 0.98, a reverse current gain a R ¼ 0.85 and a base -emitter reverse saturation current I SE ¼ 60 aA is considered (values of technology parameters obtained with reference to vertical BJTs in a 0.35 mm BiCMOS technology), (27) gives V BE ¼ 711 mV and V CE ¼ 42.2 mV.
Under these assumptions, (12) explicitly gives an initial guess of c, that is of the ratio of resistances R 1 and R 2 ,
and a, which is related to the mobility thermal drift [18] , is 3 in the previously considered numerical example, (28) gives an initial guess c ¼ 0.0646. On the basis of the initial guess of c, the value of x that is required for second-order temperature compensation is evaluated by (14) as
where s, t and k x are given by (15) , (16) (6) and (13) as
In the proposed example, R 1 ¼ 123 kV and R 2 ¼ 794 V. The value of x just evaluated can be iteratively employed in (3), (5) and (12) to affinate the initial guess of c. The values of c, f, R 1 and R 2 obtained in the first iterations of the proposed scheme are given in Table 3 . It can be observed that the iterative procedure rapidly converges and three iterations are sufficient for design purposes. The same approach can be employed performing parametric DC computer simulations with reference to the circuit in Fig. 1a .
Effect of opamp offset
The effects of the opamp input offset voltage and of its thermal drift on the accuracy of the reference circuit implementation in Fig. 3 are now investigated. Since the opamp offset voltage can be considered as a small perturbation of the nominal DC operating point, the small-signal equivalent circuit in Fig. 11 is considered, in which v off is the input offset voltage source and r be , r bc are the differential resistances of the base-to-emitter and of the base-to-collector junctions. With reference to this circuit, the perturbation (small letters with small subscripts, e.g. v out , indicate small perturbations of electrical quantities with respect to the nominal DC bias point, for example V OUT ) of the opamp inverting input voltage v 2 due to the input offset generator v off can be expressed as v À ¼ i 0 e R in which i 0 ¼ g m v p as shown in Fig. 11 and Since the offset voltage changes with temperature, its thermal drift affects the thermal coefficient of the output voltage, which can be expressed as
where V 0 OUT and k V 0 out are, respectively, the output voltage and the temperature coefficient of a reference circuit which includes an offset-free opamp, h is the offset propagation factor defined in (31) and k v off is the temperature coefficient of the opamp input offset voltage.
With reference to the design that is proposed in this paper, in which R 1a ¼ 100 kV, R 1b ¼ 15 kV, R 2 ¼ 5.9 kV, R 3 ¼ 40 kV and the nominal output voltage is 47.1 mV, the offset propagation factor h given by (31) is 0.12. An opamp input offset voltage of +2mV with a thermal drift of 4 mV/8C (reasonable values for a CMOS opamp in a 0.35 mm technology [20] ) induces an error in the reference voltage of +240 mV and affects its thermal drift of 10 ppm/8C.
Since the contribution of the opamp offset voltage to the output voltage thermal drift depends on random quantities, it requires chip trimming for cancellation. Nonetheless, the opamp input offset voltage can be minimised either by proper opamp design or by any offset cancellation technique proposed in the literature.
